 Wireless IC Design with SoC and Low Power Techniques
(應(yīng)用SOC及低功耗技術(shù)的無線IC設(shè)計(jì)) |
| 入學(xué)要求 |
|
學(xué)員學(xué)習(xí)本課程應(yīng)具備下列基礎(chǔ)知識(shí)：
◆ 電路系統(tǒng)的基本概念。 |
|
班級(jí)規(guī)模及環(huán)境--熱線:4008699035 手機(jī):15921673576/13918613812( 微信同號(hào)) |
|
堅(jiān)持小班授課，為保證培訓(xùn)效果，增加互動(dòng)環(huán)節(jié)，每期人數(shù)限3到5人。 |
|
上課時(shí)間和地點(diǎn) |
上課地點(diǎn)：【上海】：同濟(jì)大學(xué)(滬西)/新城金郡商務(wù)樓(11號(hào)線白銀路站) 【深圳分部】：電影大廈(地鐵一號(hào)線大劇院站)/深圳大學(xué)成教院 【北京分部】：北京中山/福鑫大樓 【南京分部】：金港大廈(和燕路) 【武漢分部】：佳源大廈（高新二路） 【成都分部】：領(lǐng)館區(qū)1號(hào)（中和大道） 【沈陽分部】：沈陽理工大學(xué)/六宅臻品 【鄭州分部】：鄭州大學(xué)/錦華大廈 【石家莊分部】：河北科技大學(xué)/瑞景大廈 【廣州分部】：廣糧大廈 【西安分部】：協(xié)同大廈
近開課時(shí)間(周末班/連續(xù)班/晚班）： 無線IC設(shè)計(jì)培訓(xùn)班：2024年11月18日......(歡迎您垂詢，視教育質(zhì)量為生命！) |
|
實(shí)驗(yàn)設(shè)備 |
☆資深工程師授課
☆注重質(zhì)量
☆邊講邊練
☆合格學(xué)員免費(fèi)推薦工作
專注高端培訓(xùn)17年，曙海提供的課程得到本行業(yè)的廣泛認(rèn)可，學(xué)員的能力
得到大家的認(rèn)同，受到用人單位的廣泛贊譽(yù)。
★實(shí)驗(yàn)設(shè)備請(qǐng)點(diǎn)擊這兒查看★ |
|
新優(yōu)惠 |
|
◆在讀學(xué)生憑學(xué)生證，可優(yōu)惠500元。 |
|
質(zhì)量保障 |
|
1、培訓(xùn)過程中，如有部分內(nèi)容理解不透或消化不好，可免費(fèi)在以后培訓(xùn)班中重聽；
2、課程完成后,授課老師留給學(xué)員手機(jī)和Email,保障培訓(xùn)效果,免費(fèi)提供半年的技術(shù)支持。
3、培訓(xùn)合格學(xué)員可享受免費(fèi)推薦就業(yè)機(jī)會(huì)。 |
|
應(yīng)用SOC及低功耗技術(shù)的無線IC設(shè)計(jì)培訓(xùn)班 |
- SOC的設(shè)計(jì)方法與實(shí)現(xiàn)
- 低功耗電路的特殊設(shè)計(jì)
- 各種運(yùn)算電路、濾波電路的設(shè)計(jì)考量
- 調(diào)制解調(diào)電路的算法與設(shè)計(jì)
- 傅利葉變換電路的設(shè)計(jì)技巧
第一部分 - Introduction
- What is SoC? and why is it important for Wireless, why not use a DSP?
- Impact and examples of applications
- Tools and metrics for analysis of performance, cost and power.
- Impact on memory subsystem
- Exploration of architectural space and alternatives
- Design choices (algorithm mappings), pipelining v/s concurrent, test methodology
- Components of a wireless modem
Assignment: Analyzing requirements for a balanced design from a system perspective
第二部分 - Arithmetic Building Blocks and Fixed Point Arithmetic
- Representations and notations
- Fixed point arithmetic v/s floating point
- Adders:? RCA, CLA, CSA
- Multiplier designs: Booth recoding and low power implications
- Array multipliers using counters, impact on layout.? Pipelined designs.
- Modeling of finite register length effects
- Block floating point representations and Dynamic range
- High performance, low power arithmetic blocks
- Lab: verilog and synthesis of diff arithmetic blocks, +, *. Compare area v/s speed v/s power
第三部分 - Digital Filters
- Types of filters and their applications, decimation /interpolation.
- Spectral requirements, channel equalization and? inter symbol interference
- FIR filters
- IIR filters, numerical stability issues. Implications of pipelined performance of multipliers on IIR filters.
- Adaptive filters, Decision feedback equalizer
- Design and test tradeoffs
- Examples of High performance, low power? ???design and implementations
- Lab: Design filters (FIR, IIR, adaptive filters) for different constraints
第四部分 - Coding and Forward Error Correction
?
?
? - Forward error correction and it’s application in wireless modems
? - Convolutional coding and decoding (Viterbi algorithm)
? - Trellis coding (if time permits)
? - Turbo-coding and decoding
? - Design tradeoffs, ACS units, memory addressing schemes, scaling/wraparound, pipelining
? - Examples of high performance systolic design, low power designs and implementations
? - Lab: Design a viterbi decoder for a convolutional for 3G standard, implement a scaled down version of it.
?
?
第五部分 - Transforms – Fourier Transforms
- Applications : OFDM modulation in wireless systems (used in 802.11a and 802.11g)
- Discrete Fourier transform
- Applications
- Decomposition and the Fast Fourier Transform
- Variants and mixed radix transforms
- Memory architectures, addressing schemes, block floating point, pipelining
- Testing - Design of a FT block.
- High performance, low latency
- High performance, high throughput
- Programable
- Reconfigurable
Lab: Design and implement a butterfly unit, build a 16 point pipelined FFT block. Synthesize and analyze the timing and determine pipelining. Understand the contributions of the different components to gate count and power consumption.
第六部分 - System Design – Case Study
- The design of a communications system
- XDSL
- Wireless modem
- The implications of the various tradeoff.
- System constraints include multichannel, high performance design, single channel low power design, etc.
- Lab: Catchup
? |
|
|
首 頁 培訓(xùn)新動(dòng)態(tài)
shuhaipeixun
總部李老師
